

APPROVAL SHEET

To :

Customer P/N :

UDE P/N : 11000-00057-WW

Description : 400Gbps QSFP-DD AOC,
Multi-Mode Fiber, 850nm
L=10M



Spec No.

Update Date

Revision

2021/3/9

A

Approved	Checked	Prepared



湧德電子 股份有限公司
UDE Corp.

No.13, Ln. 68, Neixi Rd., Luzhu Dist., Taoyuan City 33852, Taiwan

33852 桃園市蘆竹區內溪路 68 巷13號

TEL : +886-3-3242000 FAX : +886-3-3246611

<http://www.ude-corp.com/>

1. PRODUCT FEATURES

- 1.1 Hot Pluggable QSFP-DD Cable End
- 1.2 Supports 425Gb/s aggregate bit rate
- 1.3 Low Power Dissipation, Typ. 10W Each End
- 1.4 8x50G PAM4 VCSEL/PIN photo detector
- 1.5 Operating Case Temperature: 0°C ~70
- 1.6 Compliant to QSFP-DD Rev 4.0
- 1.7 Compliant to Class 1M Laser Safety
- 1.8 CMIS4.0 Management Interface
- 1.9 SFF-8679: General Electrical
- 1.10 IEEE 802.3bs: Physical Layer Specifications
and Management Parameters
- 1.11 ROHS-6: Environment Safety




2. APPLICATIONS

- 2 Ethernet for 400GBASE-SR8
- 2 HPC Interconnects
- 2 Proprietary Interconnection

3. GENERAL PRODUCT CHARACTERISTICS

Parameter	Value	Unit	Comments
Module Form Factor	QSFP-DD	As defined by QSFF-DD Rev 4.0	Module Form Factor
Number of Lanes	8 TX and 8 RX		
Maximum Aggregate Data Rate	425	Gb/s	
Standard Cable Lengths	3, 5, 7, 10, 15, 20	meters	Other lengths may be available upon request
Protocols Supported	Ethernet		
Electrical Interface and Pin-out	76-pin edge connector		Pin-out as defined by QSFF-DD Rev 3.0
Maximum Power Consumption per End	12	Watts	Varies with output voltage swing and pre-emphasis settings
Management Interface	Serial, I2C-based, 400 kHz maximum frequency		As defined by CMIS4.0

4. MECHANICAL SPECIFICATION



The force specification for AOC is in the list below

Parameter	Min.	Max.	Unit.	Comments.
QSFP-DD Module Insertion		90	Newton	
QSFP-DD Module Extraction		50	Newton	
QSFP-DD Module Retention	90		Newton	
Insertion and removal cycles	50		Cycle	
Cable outer Diameter	2.9	3.0	mm	

5. ABSOLUTE MAXIMUM PARAMETERS


Exceeding the limits below may damage the active optical cable permanently.

Parameter	Symbol	Min.	Typ.	Max.	Unit.	Ref.
Maximum Supply Voltage	V_{cc}	-0.5		3.6	V	
Storage Temperature	T_{sto}	-40		85	°C	
Case Operating Temperature	T_{op_1}	0		60	°C	①、②
	T_{op_2}	0		70	°C	②
Relative Humidity	RH	5		70	%	


DDMI temperature reading is measured by the position of T_{op_1}

Case operating temperature definition:

Top view of module:



Bottom view of module:



6. PARAMETERS

Parameter	Symbol	Min.	Typ.	Max.	Unit.	Ref.
Supply Voltage	V_{cc}	3.14		3.46	V	
Power Consumption	P_{Con}		10	12	W	
Bit Rate	BR		26.5625		GBd	①
Bit Error Ratio	BER	10^{-6}				②
Center wavelength	λ_c	840		860	nm	③
Beam divergence angle			23		°	
Number of Lanes		8				
Management Interface		Serial, I2C-based, maximum frequency 400 kHz				④
Logic Input Voltage High	V_{ih}	2		$V_{cc}+0.3$	V	
Logic Input Voltage Low	V_{il}	-0.3		0.8	V	

① Single lane

② PRBS13Q test pattern is used.

③ As defined by IEEE Std. 802.3bs™/D3.5

④ As defined by CMIS4.0

7. Electrical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit.	Ref.
Transceiver Power Supply Current	I_{cc}		3100		mA	
Transceiver Power on Initialization Time	T_{init}			2000	ms	
Transmitter at TP1a						
AC common-mode output voltage (RMS)				17.5	mV	
Differential peak-to-peak output voltage (Transmitter disabled)				35	mV	
Differential peak-to-peak output voltage (Transmitter enabled)				880	mV	
Eye symmetry mask width	ESMW		0.22		UI	
Eye height, differential	EH	32			mV	
Differential output return loss		See Eq. 1				
Common to differential mode conversion return loss		See Eq. 2				
Differential termination mismatch		10			%	
Transition time (20% to 80%)	T_r, T_f			10	ps	
Receiver at TP4						
Far-end Eye height, differential		30			mV	
Far-end pre-cursor ISI ratio		-4.5		2.5	%	
Differential output return loss		See Eq. 1				
Common to differential mode conversion return loss		See Eq. 2				
Differential termination mismatch		10			%	
Transition time (20% to 80%)	T_r, T_f	10			ps	
DC common mode voltage		-350		2850	mV	

$$1. \quad RL_d(f) \geq \begin{cases} 9.5 - 0.37f & 0.01 \leq f < 8 \\ 4.75 - 7.4 \log_{10} \left(\frac{f}{14} \right) & 8 \leq f < 19 \end{cases} \quad (\text{dB}) \quad (\text{Eq.1})$$

where

f is the frequency in GHz, RL_d is the CAUI-4 Chip-to-module input differential return loss

$$2. \quad RL_{dc}(f) \geq \begin{cases} 22 - 20 \left(\frac{f}{25.78} \right) & 0.01 \leq f < 12.89 \\ 15 - 6 \left(\frac{f}{25.78} \right) & 12.89 \leq f < 19 \end{cases} \quad (\text{dB}) \quad (\text{Eq.2})$$

where f is the frequency in GHz,


RL_{dc} is the CAUI-4 Chip-to-module input differential to common mode input return loss

7. PIN DESCRIPTIONS (compliant QSFP-DD Rev. 4.0)

PIN	Symbol	Description	Ref.
1	GND	Ground	①
2	TX2n	Transmitter Inverted Data Input	
3	TX2p	Transmitter Non-Inverted Data Input	
4	GND	Ground	①
5	TX4n	Transmitter Inverted Data Input	
6	TX4p	Transmitter Non-Inverted Data Input	
7	GND	Ground	①
8	ModSelL	Module Select	
9	ResetL	Module Reset	
10	Vcc RX	+3.3V Power Supply Receiver	②
11	SCL	2-wire serial interface clock	
12	SDA	2-wire serial interface data	
13	GND	Ground	①
14	RX3p	Receiver Non-Inverted Data Output	
15	RX3n	Receiver Inverted Data Output	
16	GND	Ground	①
17	RX1p	Receiver Non-Inverted Data Output	
18	RX1n	Receiver Inverted Data Output	
19	GND	Ground	①
20	GND	Ground	①
21	RX2n	Receiver Inverted Data Output	
22	RX2p	Receiver Non-Inverted Data Output	
23	GND	Ground	①
24	RX4n	Receiver Inverted Data Output	
25	RX4p	Receiver Non-Inverted Data Output	
26	GND	Ground	①
27	ModPrsL	Module Present	
28	IntL	Interrupt	
29	Vcc TX	+3.3V Power supply transmitter	②
30	Vcc1	+3.3V Power supply	②
31	LPMODE	Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE	
32	GND	Ground	①
33	TX3p	Transmitter Non-Inverted Data Input	
34	TX3n	Transmitter Inverted Data Input	
35	GND	Ground	①
36	TX1p	Transmitter Non-Inverted Data Input	
37	TX1n	Transmitter Inverted Data Input	
38	GND	Ground	①

PIN	Symbol	Description	Ref.
39	GND	Ground	①
40	Tx6n	Transmitter Inverted Data Input	
41	Tx6p	Transmitter Non-Inverted Data Input	
42	GND	Ground	①
43	Tx8n	Transmitter Inverted Data Input	
44	Tx8p	Transmitter Non-Inverted Data Input	
45	GND	Ground	①
46	Reserved	For future use	③
47	VS1	Module Vendor Specific 1	③
48	3.3V Power Supply	2A	②
49	VS2	Module Vendor Specific 2	③
50	VS3	Module Vendor Specific 3	③
51	GND	Ground	①
52	Rx7p	Receiver Non-Inverted Data Output	
53	Rx7n	Receiver Inverted Data Output	
54	GND	Ground	①
55	Rx5p	Receiver Non-Inverted Data Output	
56	Rx5n	Receiver Inverted Data Output	
57	GND	Ground	①
58	GND	Ground	①
59	Rx6n	Receiver Inverted Data Output	
60	Rx6p	Receiver Non-Inverted Data Output	
61	GND	Ground	①
62	Rx8n	Receiver Inverted Data Output	
63	Rx8p	Receiver Non-Inverted Data Output	
64	GND	Ground	①
65	NC	No Connect	③
66	Reserved	For future use	③
67	VccTx1	3.3V Power Supply	②
68	Vcc2	3.3V Power Supply	②
69	Reserved	For Future Use	③
70	GND	Ground	①
71	Tx7p	Transmitter Non-Inverted Data Input	
72	Tx7n	Transmitter Inverted Data Input	
73	GND	Ground	①
74	Tx5p	Transmitter Non-Inverted Data Input	
75	Tx5n	Transmitter Inverted Data Input	
76	GND	Ground	①

- ① QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.
- ② VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Requirements defined for the host side of the Host Card Edge Connector are listed in Table 4. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000 mA.
- ③ All Vendor Specific, Reserved and No Connect pins may be terminated with 50ohms to grounds on the host. Pad 65 (No connect) shall be left unconnected within the module. Vendor specific and Reserved pads shall have an impedance to GND that is greater than 10k ohms and less than 100 pF.
- ④ Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. Contact sequence A will make, the break contact with additional QSFP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A, 3B.



2. Revision History

[illegible]